Abstract-A very compact implementation of a multifunction
I. INTRODUCTION
In low frequency applications, such as analog processing of biomedical signals, analog filters are used to reject unwanted signals, such that large DC offsets generated by sensors and flicker or out band noise. Additionally, the bandwidth of most of the biomedical signals is in the range of 0.1 Hz − 10 kHz and, because of the typical requirements of biomedical applications, programmability is mandatory [1] . Unfortunately, the design of programmable integrated filters with bandwidths below 1 kHz is not trivial, especially if other design specifications such as low noise, low distortion, small area and reduced power consumption, must be satisfied. The main challenge comes from the lack of large time constants available in integrated circuits. To overcome this problem, impractical techniques have been used in the literature, among them: use of external capacitors (additional output pads), capacitance multiplication (coarse programmability that is only possible with discrete control) and techniques for current division and current cancellation (prone to present mismatch and large offset components) [2] [3] . A more successful alternative that reaches until five decades of frequency tuning is the companding approach in log-domain processing, where the input is compressed, then nonlinearly processed, and finally expanded at the output, preserving dynamic range (at low supply voltages) and the overall linearity [4] . This approach exploits the exponential law of MOS transistors biased in weak inversion and frequently requires de use of Multiple Input Translinear Elements (MITE) realized with floating gate transistors (FGT) [4, 6] .
The main problem of all the previously mentioned approaches is the huge die area required, and the fact that only the log-domain filters reach multidecade tuning. This work proposes a very compact and extremely simple realization of a KHN filter (suitable for biomedical applications) with multidecade tuning that does not require of log-domain processing. The proposal is based on the use of very largevalued, programmable active resistors biased using the quasi floating gate (QFG) technique and linearisated through capacitive gate voltage averaging. A current mode version of this strategy was recently reported in [7] . The paper is organized as follows. Section II introduces the quasi ideal integrator used in the KHN filter synthesis of Section III. Simulation results are presented in Section IV. Finally, in Section V some conclusions are drawn.
II. QUASI-IDEAL INTEGRATOR DESIGN
Let's consider the quasi-ideal integrator shown in Fig. 1a . The CMOS inverter is considered for analysis purposes as an OPAMP of gain A with the non-inverting input connected to V DD /2. R g is a programmable active resistor controlled by the voltage V cp . The corresponding transfer function is given by
The circuit implementations of the CMOS inverter and the active resistor R g are illustrated in figures 1b and 1c, respectively. The inverter is realized by using large transistors to reduce noise and mismatch contributions. Nevertheless, more elaborated amplifiers can be employed to obtain low voltage and/or low power versions of this integrator. R g is a three transistor version of the linearised quasi-floating gate resistor proposed in [8] , but with the transistors M p2 biased in weak, moderate or strong inversion region, always in triode mode, by the voltage V cp . Consequently, the effective resistance can be tuned from hundreds of kilo-ohms to the range of Gigaohms, while a capacitor of a few picofarads is enough to obtain cutoff frequencies in the order of hertz. Three transistors are necessary to avoid direct polarization of the parasitic active-substrate diodes due to signal fluctuations between the terminals of R g , increasing the dynamic range [9, 10] . In addition, the weak-inversion operation of transistors M p2 forces R g <<R B (where R B is the diffusion resistance), in order to avoid a parasitic resistive divider [11] . The substrate connection of the first transistor M p2 (marked with a black triangle in Figure 1a) should be connected to a drain instead of a gate to avoid unpredictable offsets due to substrate leakage currents [10] .
In single-ended circuits with floating MOS resistors, linearisation can be performed by including in the gate voltage a component corresponding to the average of the voltages in the terminals of the resistor [8] . This averaging is achieved by the small capacitors C a . Consequently, the gate voltage of transistors M p2 becomes (V A +V B )/2+V cp .
III. KHN FILTER WITH MULTIDECADE TUNING
The Kerwin Huelsman Newcomb (KHN) filter is a topology with extreme flexibility, good performance and low sensitivities [12] . A circuit approximation of this filter, using the quasi-ideal integrator described in the previous section, is illustrated in Figure 2 . With a straightforward analysis, the high-pass, band-pass and low-pass responses becomes From (6) and (7) is observed that the natural frequency can be tuned modifying the parameter ψ=1/(R G C) through the voltage V cp . Moreover, this tuning does not affect Q. 
IV. RESULTS
The KHN filter of Figure 2 was designed using BSIM3.1 models for a 0.5 µm CMOS AMI process (V THn =0.65 V, |V THp |=0.95 V). Figure 3 shows the layout of this filter using the design details summarized in Table I . All the capacitors are very small, consequently, the overall circuit occupies and area of only 0.02 mm The input-referred noise spectral density of the low-pass signal is illustrated in Figure 6 . The corresponding dynamic range, for a 100 Hz-bandwidth (tuned frequency) and a signal of amplitude 100 mV (corresponding to a THD of 0.1 %) and frequency 10 Hz is equal to 55.86 dB.
In Table II some of the characteristics of tunable filters proposed in the literature are summarized and compared with the filter proposed in this work. As can be observed, the area of the proposed filter is only the 2 % of the area reported in references [2] and [5] , and the tunable range is two decades bigger than the range of the log-domain filter proposed in [4] .
Finally, an average power consumption of 3.45 mW was obtained using the technique reported in [13] . Nevertheless, more elaborated amplifiers can be employed instead of the inverter to obtain a better power consumption.
V. CONCLUSIONS
A new strategy to design low-frequency, tunable integrated filters has been presented and verified by simulation. This technique uses large-valued active resistors to overcome the principal challenges of the previously reported strategies in the literature, allowing an extremely compact and easy circuit realization, with low hardware complexity, fully integrated capacitors and multidecade tuning capability without using the log-domain processing approach.
The strategy can be used in other filter topologies and scales with the CMOS processes. Also, the power consumption and voltage requirements can be easily reduced if more elaborated amplifiers are used instead of CMOS inverters. 
